Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: STA/Timing Engineer, Location: Bangalore, Karnataka

Page: 1

STA/ Timing Engineer

timing methodologies/tools on different designs and technology nodes. Work on automation scripts within STA/PD tools.../Microelectronics/VLSI. Preferred Qualification/Skills: Strong expertise in STA timing analysis basics, AOCV/POCV concepts, CTS...

Company: Qualcomm
Posted Date: 25 Oct 2024

STA/Timing Methodology Sr Engineer

Engineering or related work experience. STA/Timing CAD Methodology Lead As an STA CAD methodology lead, the role would expect... Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical...

Company: Qualcomm
Posted Date: 22 Oct 2024

STA/Timing Methodology Engineer

STA and ECO domain (PrimeTime, Tempus, Tweaker, PrimeClosure to name a few) There would be challenges for timing... cycle and timing closure flow and methodology. Strong understanding of advanced STA concepts and challenges in advanced...

Company: Qualcomm
Posted Date: 21 Oct 2024

STA/ Timing Lead Engineer

multiple timing methodologies/tools on different designs and technology nodes. Work on automation scripts within STA/PD tools... Carlo. Preferred Qualification/Skills Strong expertise in STA timing analysis basics, AOCV/POCV concepts, CTS, defining...

Company: Qualcomm
Posted Date: 09 Oct 2024

CPU STA/Timing Engineer- Sr Staff/ Principal Engineer

field and 4+ years of Hardware Engineering or related work experience. CPU Timing Engineer Job Overview: As a Physical... Design Timing Engineer, you will work with microarchitecture, RTL design, CAD, block level and top level physical design...

Company: Qualcomm
Posted Date: 07 Aug 2024

STA/Timing Engineer

Primetime and/or Tempus for STA flow optimization and Spice to STA correlation. Evaluate multiple timing methodologies/tools... Strong expertise in STA timing analysis basics, AOCV/POCV concepts, CTS, defining and managing timing constraints, Latch transparency...

Company: Qualcomm
Posted Date: 27 Oct 2024

STA/Timing Methodology Sr Staff Engineer

work experience STA/Timing CAD Methodology Lead As an STA CAD methodology lead, the role would expect the candidate... with tools in STA and ECO domain (PrimeTime, Tempus, Tweaker, PrimeClosure to name a few) There would be challenges for timing...

Company: Qualcomm
Posted Date: 22 Oct 2024

STA/Timing Engineer

timing methodologies/tools on different designs and technology nodes. Work on automation scripts within STA/PD tools.... Preferred Qualification/Skills Strong expertise in STA timing analysis basics, AOCV/POCV concepts, CTS, defining and managing...

Company: Qualcomm
Posted Date: 05 Sep 2024

Timing Engineer

and 1+ year of Hardware Engineering or related work experience. STA/Timing CAD Methodology Lead As an STA CAD... + years of proficiency in timing constraints and timing closure. Expertise in STA tools (any of Primetime, Tempus, Tweaker...

Company: Qualcomm
Posted Date: 22 Oct 2024

STA Engineer

Hi, We are Hiring STA Engineer for our client VLSI design services to the OEMs, ODMs & chipmakers Company located in... Number of working days- 5 Days NP : Immediate or 30days JD: Very good understanding of timing concepts Should have a good...

Posted Date: 31 Aug 2024

Associate II - VLSI-STA_SV

Job Description: STA Engineer Job Description: You will be part of a Physical Design / Timing Closure team... of deep submicron parasitic effects, crosstalk effects etc.TCL, perl scripting Skills: STA Engineer,Timing closure...

Company: UST
Posted Date: 03 Aug 2024

Associate III - VLSI-STA

Job Description: STA Engineer Job Description: You will be part of a Physical Design / Timing Closure team... of deep submicron parasitic effects, crosstalk effects etc.TCL, perl scripting Skills: STA Engineer ,Synthesis,Timing...

Company: UST
Posted Date: 03 Aug 2024

ASIC Engineer

entire RTL 2 GDS Implementation flow including hierarchical floor planning, place & route, timing closure, power integrity..., static timing verification, physical verification and equivalence checks, with special focus on performance & die size...

Company: Cisco Systems
Posted Date: 23 Oct 2024

ASIC Engineer, Implementation

Constraints for RTL-Synthesis and PrimeTime-STA for the blocks and the top-level including SOC. Analyze the inter-block timing... and STA. Experience Knowledge of RTL coding using Verilog/System Verilog. Knowledge of Timing/physical libraries, SRAM...

Company: Meta
Posted Date: 23 Oct 2024

ASIC Engineer, Implementation

Constraints for RTL-Synthesis and PrimeTime-STA for the blocks and the top-level including SOC. Analyze the inter-block timing..., Floorplanning and STA. Experience in RTL coding using Verilog/System Verilog. Knowledge of Timing/physical libraries, SRAM...

Company: Meta
Posted Date: 23 Oct 2024

IR/PDN Methodology Engineer

engineer responsibilities would involve deploying new features/methodologies related to IR and IR-STA domain. Scope of the... Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical...

Company: Qualcomm
Posted Date: 22 Oct 2024

IR/PDN Methodology Staff Engineer

Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical... Job Description Job description: As an IR/PDN Design automation engineer responsibilities would involve deploying new features/methodologies related to IR...

Company: Qualcomm
Posted Date: 21 Oct 2024

Principal Engineer - ASIC development Engineering (DFT)

and debug issues independently. Good understanding of test constraints and support the STA teams for test mode timing closure..., we're the next BIG thing in data. Job Description We are seeking a highly skilled and experienced DFT Engineer...

Posted Date: 20 Oct 2024

Principal Engineer - ASIC development Engineering (DFT)

and debug issues independently. Good understanding of test constraints and support the STA teams for test mode timing closure..., we’re the next BIG thing in data. Job Description We are seeking a highly skilled and experienced DFT Engineer...

Posted Date: 19 Oct 2024

CPU Physical Design Engineer

Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical... Engineering, Engineering, or related field. 2-4 yrs experience in Physical Design and timing signoff for high speed cores...

Company: Qualcomm
Posted Date: 16 Oct 2024