We are looking for someone with knowledge in functional verification using advance verification methodologies like UVM. Has developed test strategy derived from RISC V specifications and comprehensive test suites in assembly language for e...
A seasoned Design Verification Engineer with over 10 years of experience to join their team in San Jose. The ideal candidate will have extensive expertise in PCle protocol and hands-on experience in ASIC/FPGA design verification. Responsi...