_ Responsibilities: THE ROLE: The Memory IO team is looking for passionate and experienced RTL design engineers for the development... knowledge of System Verilog and Verilog language with respect to RTL design. Advanced DDR subsystem architecture...