Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: Senior ASIC Design Verification Engineer, Location: Santa Clara, CA

Page: 1

Senior ASIC Design Verification Engineer

NVIDIA is seeking a hardworking Senior ASIC Design Verification Engineer to help drive sign-off strategies for world... and reform verification infrastructure and methodologies to meet the demands of next generation IPs. Enable design...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 12 Feb 2025

Senior ASIC Verification Engineer

The NVIDIA Clocks Team is looking for an excellent Senior ASIC Verification engineer with extensive experience... in Design Verification. The NVIDIA Clocks Team is committed to deliver high-quality clocking and reset logic to various units...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 23 Jan 2025

ASIC\/RTL Design Engineer - Senior (US)

to discuss this opportunity over the phone. Job Description: Position: ASIC/RTL Design Engineer - Senior Duration: 06 months Location: San.../RTL Design Engineer - Senior" for one of our Semiconductor clients. According to your profile, this looks like a good...

Company: Trilyon, Inc.
Location: Santa Clara, CA
Posted Date: 06 Feb 2025

Senior ASIC Design Engineer

We are now looking for a Senior ASIC Design Engineer to join our System ASIC team! NVIDIA has continuously reinvented... Collaborate with architects, ASIC designers, and verification engineers to design sophisticated system-level modules...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 11 Dec 2024

Design Verification, Senior Staff Engineer

Expect ASIC design engineer responsible for the design, verification and evaluation of digital circuits in high-speed data... development and execution. As a senior member in the team, he/she will focus on improving the design verification methodology...

Company: Marvell
Location: Santa Clara, CA
Posted Date: 29 Jan 2025
Salary: $121840 - 182500 per year

Senior ASIC Front End Infrastructure Engineer

NVIDIA is seeking elite ASIC RTL/Verification ASIC engineers to develop the core Verification and RTL infrastructure... and supercomputers. Our team of dedicated Infrastructure engineers continuously upgrades the NVIDIA Hardware design environment...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 30 Jan 2025

Senior Memory Controller Verification Engineer

NVIDIA is seeking hardworking and creative Senior Memory Controller Verification Engineer for our Tegra SoCs! At Nvidia.... What we need to see: BS / MS or equivalent experience. 5+ years of hands-on ASIC verification of challenging design units over...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 30 Jan 2025

Senior Logic Design Engineer, Cache Coherent Interconnects

We are now looking for a Senior Logic Design Engineer! As a member of our CPU Logic Design Team... performance and low power RTL, Synthesis and Timing closure, and design documentation. Collaborate with our verification team...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 08 Feb 2025

Senior Mask Design Engineer

Are you a Mask Layout Design Engineer who is seeking am amazing opportunity? We are looking for a Senior Mask Layout... Design Engineer – someone who is excited to join a growing group of diverse individuals responsible for handling complex...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 25 Jan 2025

Senior Logic Design Engineer– Physical Design

We are now looking for a Logic Design Engineer with Physical Design background! As a member of our CPU Logic Design.... Collaborate with our verification team to verify the correctness of the design. What we need to see: Master’s Degree...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 08 Feb 2025

Senior Staff Physical Design Engineer

and Verification: Lead physical design tasks, including floorplan, placement, clock tree synthesis and routing. Timing and power... optimizations to meet target power-performance metrics. Lead physical verification tasks, including Design Rule Checking (DRC...

Company: Marvell
Location: Santa Clara, CA
Posted Date: 13 Dec 2024
Salary: $121840 - 182500 per year

Digital Design Engineer, Senior Staff

techniques and best practices Work with the physical design teams for synthesis and timing signoff. Work with the Verification... with focus on front-end complex RTL design Programming skills in Verilog Must be familiar with all stages of the ASIC design...

Company: Marvell
Location: Santa Clara, CA
Posted Date: 16 Jan 2025
Salary: $124160 - 186000 per year

Senior System Software Engineer - QNX BSP and IO Virtualization

We have an exciting opportunity for a talented Senior System Software Engineer to join our dynamic Automotive Team... problems, and work alongside industry experts in diverse teams and projects. What you’ll be doing: Architect, design...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 31 Dec 2024

Silicon Photonics Engineer, Senior Staff

is responsible for design, verification, and validation of these integrated high speed optical components. The team performs system... ASIC’s with Marvell DSP’s. These components are made operational with a highly functional embedded firmware. The team...

Company: Marvell
Location: Santa Clara, CA
Posted Date: 12 Dec 2024
Salary: $124160 - 186000 per year

Senior Software Engineer, Hardware Tools and Methodology Development

understanding of ASIC Design and understanding of Verilog RTL Strong interpersonal and collaboration skills. Ways to stand out... from the crowd: Prior experience in RTL design (Verilog), verification and synthesis. Proficiency in C++, Perl, Python...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 07 Feb 2025

Sr Sales Executive Semiconductor Engineering Services

: · At least 5-8+ years of experience in complex semiconductor services sales, particularly in ASIC design services. · Minimum of 5... of semiconductor ecosystem, including relationships with foundries, EDA companies, and IP providers. · Background in ASIC Design...

Posted Date: 25 Dec 2024