Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: SOC / IP Design Verification Engineer, Location: San Jose, CA

Page: 1

SOC / IP Design Verification Engineer

_ THE ROLE: This is an exciting opportunity to work in the AMD SOC Verification Team as Senior Verification Engineer. The... in silicon bring up. We are looking for an adaptive, self-motivative design verification engineer to join our growing...

Posted Date: 03 Oct 2024

SoC Interconnect Architect

, or a related field. Proven experience as a Cache Coherency Architect, Design Engineer, or similar role with a focus on NoC IP... coherency architectures that align with the overall System-on-a-Chip (SoC) design Analyze our customer's requirements for cache...

Company: Encore Semi
Location: San Jose, CA
Posted Date: 30 Aug 2024

SoC Interconnect Architect

, or a related field. Proven experience as a Cache Coherency Architect, Design Engineer, or similar role with a focus on NoC IP... coherency architectures that align with the overall System-on-a-Chip (SoC) design Analyze our customer's requirements for cache...

Company: Encore Semi
Location: San Jose, CA
Posted Date: 30 Aug 2024

Design Engineer

into complex scalable enterprise grade hardware. The design / verification / physical design of these ASICs pushes various tools... to their limits. This particular position requires the individual to be part of ASIC Design effort of the next generation emulation...

Posted Date: 20 Sep 2024
Salary: $131600 - 244400 per year

Senior Physical Design Engineer (contract, hybrid)

Senior Physical Design Engineer Start Date: by November 4 Work Status: US Citizen only Hourly Rate: $80-$90 on 1099.... You will be responsible for doing all aspects of SOC Physical Design implementation. Required Qualifications: Experience: 10+ years...

Location: San Jose, CA
Posted Date: 17 Oct 2024

Senior Physical Design Engineer (contract, hybrid)

Senior Physical Design Engineer Start Date: by November 4 Work Status: US Citizen only Hourly Rate: $80-$90 on 1099.... You will be responsible for doing all aspects of SOC Physical Design implementation. Required Qualifications: Experience: 10+ years...

Location: San Jose, CA
Posted Date: 12 Oct 2024

Principal Design For Test (DFT) Engineer

Principal Design For Test (DFT) Engineer Location: San Jose Are you passionate about working in a creative, fast... System-on-a-Chip (SoC) ASIC devices for the automotive market. Responsibilities - Architect, implement, and deploy DFT...

Location: San Jose, CA
Posted Date: 22 Sep 2024

RTL Design Engineer

_ THE ROLE: We are looking for an adaptive, self-motivative design engineer to join our growing team. As a key contributor... continuous career development. THE PERSON: A successful candidate will have an SOC/ASIC Design background with experience in...

Posted Date: 20 Sep 2024

Physical Design Engineer

implementation from RTL to GDSII. As Physical Verification Engineer your main responsibilities will include: Perform full chip DRC..., and maintenance of process design kits (PDKs) for SOC physical design teams Previous work experience working with Package...

Company: Cisco Systems
Location: San Jose, CA
Posted Date: 14 Sep 2024

ASIC Design Engineer

valued. KEY RESPONSIBILITIES: As an ASIC Design Engineer, your responsibilities span various aspects of SOC design... IPs into the SOC Work with other specialists that are members of the SOC Design - Verification, Emulation, STA...

Posted Date: 30 Aug 2024

Senior Staff Emulation Engineer - ZEBU

design center (ODC) or staff augmentation. Services offered by Prodapt ASIC BU: SoC/ASIC RTL Design, UVM based verification... for emulation products. The engineer will also design and develop tests in VHDL/Verilog/System Verilog languages, resolving...

Company: Prodapt
Location: San Jose, CA
Posted Date: 26 Sep 2024

Senior Staff Emulation Engineer - ZEBU

design center (ODC) or staff augmentation. Services offered by Prodapt ASIC BU: SoC/ASIC RTL Design, UVM based verification... for emulation products. The engineer will also design and develop tests in VHDL/Verilog/System Verilog languages, resolving...

Company: Prodapt
Location: San Jose, CA
Posted Date: 25 Sep 2024

System Validation Software Developer

. We are looking for a dynamic, energetic Lead Systems Design Engineer to join our growing team. As a key contributor to the success of AMD’s product..., use cases, IP design, tools, and documentation. Determine design approaches and parameters to build complete systems...

Posted Date: 07 Sep 2024