you focus specifically on validation and optimization of high-speed link integrity at both the die-level and at the interface... between DRAM package and memory controller. You are part of our Design Readiness organization which carries responsibility...