Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: Physical Verification Methodology Engineer, Location: Austin, TX

Page: 1

Physical Verification Methodology Engineer

_ THE ROLE: As a Physical Verification Methodology Engineer, you will be responsible for developing, implementing..., and maintaining robust physical verification methodologies. You will collaborate with design teams to ensure smooth verification...

Location: Austin, TX
Posted Date: 29 Sep 2024

Senior Functional Verification Applications Engineer

verification solutions. As a Functional Verification Application Engineer, you will: work with account managers to determine the... methodologies is essential. Experience with emulation methodology, static verification, and/or formal verification...

Company: Siemens
Location: Austin, TX
Posted Date: 05 Dec 2024

Sr. Verification Engineer

_ THE ROLE: We are looking for a dynamic, energetic Lead Verification Engineer to join our growing team. As a key... tool and script development, technical and procedural methodology enhancement, and various internal and cross-functional...

Location: Austin, TX
Posted Date: 24 Nov 2024

Summer Intern, Mixed-Signal Modeling and Verification Engineer (UL)

Verification, Modeling and Methodology Team. You will collaborate with systems and design teams to facilitate tops down design... methodology through the development and validation of System Verilog (SV) models. You will also work with chip and DV leads...

Company: Cirrus Logic
Location: Austin, TX
Posted Date: 10 Nov 2024

ASIC Engineer, Physical Design

on Chip (SoC) and IP for data center applications. ASIC Engineer, Physical Design Responsibilities Develop and own... synthesis, floorplan, place and route, clock tree synthesis, static timing analysis, IR drop, EM, and physical verification...

Company: Meta
Posted Date: 23 Oct 2024

SoC Physical Design Engineer, PnR

closure, and physical & electrical verification. Knowledge of PD construction & analysis flows and methodology.... Description Description - You will be responsible for all aspects of physical design implementation from RTL2GDS including PnR, bump/RDL, STA, physical verification...

Company: Apple
Location: Austin, TX
Posted Date: 18 Dec 2024

SoC Physical Design Engineer

with CAD/Physical Verification/Electrical analysis and PnrR Teams to ensure strong and drc clean power grid. - Develop features... PD engineers, and physical verification and electrical analysis teams. - Resolve design and flow issues related...

Company: Apple
Location: Austin, TX
Posted Date: 24 Nov 2024

SoC Physical Design Engineer

with CAD/Physical Verification/Electrical analysis and PnrR Teams to ensure strong and drc clean power grid. - Develop features... PD engineers, and physical verification and electrical analysis teams. - Resolve design and flow issues related...

Company: Apple
Location: Austin, TX
Posted Date: 24 Nov 2024

Summer Intern, Physical Design Engineer (AS)

, logic simulation, functional verification, and synthesis of DSP and data conversion ICs in a mixed signal environment... Implement RTL modules and work with design team with integration and integrated functional verification Responsibilities...

Company: Cirrus Logic
Location: Austin, TX
Posted Date: 15 Nov 2024

Staff PDK Engineer (FP-TBD)

Responsibilities Work closely with design & layout teams to support tape out of IC designs Develop and qualify physical verification... to grow your career! As a Staff PDK Engineer, you will assist in designing high-performance mixed-signal ASICs by developing...

Company: Cirrus Logic
Location: Austin, TX
Posted Date: 27 Nov 2024

Sr ESD Engineer (MH-TBD)

requirements Drive ESD sign-off methodology for chip & block-level projects Technical lead capable of pulling together engineer... and latch-up requirements, physical verification, and characterization Chip-level ESD signoff experience Must understand...

Company: Cirrus Logic
Location: Austin, TX
Posted Date: 27 Nov 2024

FE Signoff Engineer

Verification Engineer to help develop a Gate Level Simulation methodology as a template for organizations across the company... Understanding of Simulation tools and how to maximize their performance. Knowledge of UVM verification methodology, assertions...

Company: Ericsson
Location: Austin, TX
Posted Date: 26 Nov 2024

IC Package Design Engineer

and configuration optimization. You will be responsible for Package/SIP/module physical design and layout, optimization, DV and tape out.... Description Description - Implement the physical design of packages and modules for SoC, Memory, RF and cellular chips. - Interface and coordinate...

Company: Apple
Location: Austin, TX
Posted Date: 13 Nov 2024

IC Package Design Engineer

and configuration optimization. You will be responsible for Package/SIP/module physical design and layout, optimization, DV and tape out.... Description Description - Implement the physical design of packages and modules for SoC, Memory, RF and cellular chips. - Interface and coordinate...

Company: Apple
Location: Austin, TX
Posted Date: 13 Nov 2024

CPU Clock Implementation Engineer

Experience with industry standard practices in physical design, analysis, and physical verification on large processor or SOC..., physical construction, Spice, EM/IR-Drop/Noise, SIGEM analysis, formal verification, physical verification, and DFM Experience...

Company: Apple
Location: Austin, TX
Posted Date: 26 Oct 2024

CPU Design Timing Engineer

, and other analysis flows, and physical design verification (LEC, DVS, etc.) Knowledge of static timing tools and flows including... closure. Description Description As a CPU Design Timing Engineer, you will be responsible for the timing closure of the...

Company: Apple
Location: Austin, TX
Posted Date: 12 Oct 2024

CPU Design Timing Engineer

of physical design tools and methodology including but not limited to physically aware synthesis and place & route tools and flows..., extraction, and other analysis flows, and physical design verification (LEC, DVS, etc.) Education & Experience Education...

Company: Apple
Location: Austin, TX
Posted Date: 11 Oct 2024

CAD Gate-level 3DIC EM/IR Engineer

in EMIR - extraction, timing, noise, simulation, physical design and verification Minimum requirement of BS+ 10 years... and collaborate with design groups (Physical-design and integration, Circuit-design / Power / Package & System / Technology...

Company: Apple
Location: Austin, TX
Posted Date: 14 Nov 2024

CAD Gate-level 3DIC EM/IR Engineer

involved in EM/IR - extraction, timing, noise, simulation, physical design and verification Minimum requirement of BS and 3... and collaborate with design groups (Physical-design and integration, Circuit-design / Power / Package & System / Technology...

Company: Apple
Location: Austin, TX
Posted Date: 14 Nov 2024

CAD Engineer - PDV

and maintain various aspects of physical verification flow and methodology - Coordinate the effort of validating flows, improving... they love with their devices. As a member of our CAD team, you will architect, develop, maintain and improve physical design...

Company: Apple
Location: Austin, TX
Posted Date: 05 Oct 2024