Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: Mixed Signal IP Verification Engineer, Location: Bangalore, Karnataka

Page: 1

Mixed Signal IP Verification Engineer

) is looking for a Pre-Silicon Verification Engineer to deliver latest and best-in-class DDR PHY IP for SoCs across Intel for the latest... design will meet specification requirements. You will perform IP Verification related tasks such as creating test plan...

Company: Intel
Posted Date: 19 Feb 2025

Mixed Signal Logic Design Engineer

Engineer who will work on high-speed digital design targeted towards low power optimized IP implementations... of the position Own and deliver the logic design of Mixed Signal IPs. Continuously drive the Turnaround time, robustness...

Company: Intel
Posted Date: 18 Feb 2025

IP Design Verification Engineer

Job Details: Job Description: IP Verification Engineer: Performs functional verification of IP logic to ensure... functional verification of Mixed Signal IPs including regression debug and Coverage closure. Critical thinking on Technical...

Company: Intel
Posted Date: 19 Feb 2025

Principal Design Engineer

for mixed-signal modeling, simulation and DV in order to improve mixed signal verification efficiency and accuracy. Ensure... of replicating Silicon non linearities behavior on Analog signals such as jitter, noise effect, ISI Mixed-Signal Assertions...

Posted Date: 15 Feb 2025

PMTS Silicon Design Engineer(DDR/PCIE/USB)

: Verification of IP features : Feature Test plan creation, Verification of the IP in RTL, Gatesim and Analog Mixed Signal..._ PMTS SILICON DESIGN ENGINEER THE ROLE: The ideal candidate will get to work on Verification of complex Analog Mixed...

Posted Date: 05 Feb 2025

MTS Silicon Design Engineer

custom circuit blocks in AMD’s microprocessor designs. This team owns a wide variety of key IP in Digital and Analog/Mixed... efficiency would be a key differentiator. KEY RESPONSIBILITIES: Complete ownership of analog mixed-signal circuit blocks...

Posted Date: 26 Jan 2025

Staff Analog Engineer

and verification of state-of-the-art analog blocks and mixed signal CMOS designs which can be reused across different market segments... of semiconductor devices like MOS transistors, BJTs etc. Knowledge with behavioral top-level modeling and mixed signal verification...

Company: onsemi
Posted Date: 17 Jan 2025

SMTS Silicon Design Engineer

: Verification of IP features : Feature Test plan creation, Verification of the IP in RTL, Gatesim and Analog Mixed Signal..._ SMTS SILICON DESIGN ENGINEER THE ROLE: The ideal candidate will get to work on Verification of complex Analog Mixed...

Posted Date: 17 Jan 2025

Memory Layout Engineer - SRAM, ROM

/VLSI engineering. Practical experiences in Memory and Custom Mixed-signal layouts at one or several of the following... etc) Basic understanding of fabrication steps and flow. General analog mixed-signal design concepts Circuit design...

Posted Date: 15 Jan 2025

Memory Design Engineer - SRAM and ROM

is desirable General analog mixed-signal design concepts is desirable Circuit design, Reliability analysis, Statistical...Title: Memory Design Engineer - SRAM and ROM About GlobalFoundries GlobalFoundries is a leading full-service...

Posted Date: 15 Jan 2025

Senior MTS Analog Design Engineer

IP test plan and execution working along with product and test engineer. Define and manage IP quality standard... that can span from simple regulators to complex mixed-signal designs and control loops Understand project goals, create...

Company: onsemi
Posted Date: 04 Jan 2025

Principal Analog Design Engineer

with complexities that can span from simple regulators to complex mixed-signal designs and control loops Understand project goals... and systems teams on technical aspects, IP development, sharing of know-how Own technical outcomes of design, verification...

Company: onsemi
Posted Date: 04 Jan 2025

Memory Layout Engineer - SRAM, ROM

/VLSI engineering. Practical experiences in Memory and Custom Mixed-signal layouts at one or several of the following... etc) Basic understanding of fabrication steps and flow. General analog mixed-signal design concepts Circuit design...

Posted Date: 25 Dec 2024

Principal Digital Design Engineer

economy, converting real-world phenomena into actionable insight with its comprehensive suite of analog and mixed signal... in Wilmington, MA. Visit . Description: The Central Digital IP team within Analog Devices Inc. is responsible for developing...

Posted Date: 24 Nov 2024

DFT Design Engineer -Memory Team

and mixed signal IP testing architecture and verification including IPs such as PLLs, PHYs Timing closure of scan, MBIST... optimization techniques in test modes MBIST architecture planning, repair architectures, insertion, verification Analog...

Company: 삼성전자
Posted Date: 19 Feb 2025

Sr. Silicon Design Engineer

designs. This team owns a wide variety of key IP in Digital and Analog/Mixed-Signal domains catering to products...: Complete ownership of analog mixed-signal circuit blocks in CPU/GPU designs in cutting edge FinFet technology nodes...

Posted Date: 24 Jan 2025

MTS Silicon Design Engineer

: Feature Test plan creation, Verification of the IP in RTL, Gatesim and Analog Mixed Signal simulations. Create methodology..._ THE ROLE: The ideal candidate will get to work on Verification of complex Analog Mixed Signal IPs (with significant...

Posted Date: 18 Dec 2024

Senior Staff Analog Design Engineer

is responsible for development of range of mixed signal IPs that support Marvell’s success in Datacenter, Networking, Automotive... they meet stringent performance targets. Responsible for design and verification of a complex analog block, work...

Company: Marvell
Posted Date: 29 Nov 2024

Technical Lead I - VLSI GCAD Lead

Verificatione. Soft / Hard / Mixed Signal IP Design Processor Hardening FPGA Design Technology: CMOS FinFet FDSOI - 28nm / 22nm... Design/Module. Provide support and guidance to engineers in Verification/PD/DFT/Circuit Design/Analog Layout/STA/Synthesis...

Company: UST
Posted Date: 09 Feb 2025

Associate III - VLSI IO/ACD

Floorplan Clocks P&R STA Extraction Physical Verificatione. Strong knowledge of Soft / Hard / Mixed Signal IP Design Processor... of RTL Design/Module and provide support to junior engineers in Verification/PD/DFT/Circuit Design/Analog Layout/STA...

Company: UST
Posted Date: 09 Feb 2025