with SerDes PHY or High Speed I/O Validation at PCIe Gen5 or 6 speeds, and above HSIO lane margining characterization for PHY... for a Data Architect to help drive our volume data strategy and integration into validation flows. This includes data collection...