CPU STA/Timing Analysis Engineer (All Levels)

. As a Physical Design Timing Engineer, you will work with microarchitecture, RTL design, CAD, block level and top level physical.... Experience with STA on large SOC with multi-scenario timing closure. Experience with Timing ECO techniques and implementation...