Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: Associate II - VLSI-IO layout, Location: Bangalore, Karnataka

Page: 1

Associate II - VLSI-IO layout

of VLSI Frontend Backend or Analog design under minimal supervison from the Lead Outcomes: * As an Individual contributor... work on any one task of RTL Design/Module in Verification/PD/DFT/Circuit Design/Analog Layout/STA/Synthesis/Design Checks...

Company: UST
Posted Date: 03 Oct 2024

Associate II - VLSI- Analog Layout

of VLSI Frontend Backend or Analog design under minimal supervison from the Lead Outcomes: * As an Individual contributor... work on any one task of RTL Design/Module in Verification/PD/DFT/Circuit Design/Analog Layout/STA/Synthesis/Design Checks...

Company: UST
Posted Date: 03 Oct 2024

Associate II - VLSI-Memory Layout

. Must have worked on cadence tools for layout design and Cadence/Mentor/Synopsys tools for physical verification checks.... Strong knowledge of ultra-deep sub-micron layout design related challenges and good understanding of DFM guidelines. Experience...

Company: UST
Posted Date: 24 Dec 2024

Associate II - VLSI-Analog Layout

Job Description: Additional Comments: Analog Layout Candidate should work independently on block level and chip... level Analog layout design, coordinating with the circuit designer & the project lead. Candidate should have minimum 3...

Company: UST
Posted Date: 23 Dec 2024

Associate II - VLSI Analog Char/.Lib

of VLSI Frontend Backend or Analog design under minimal supervison from the Lead Outcomes: * As an Individual contributor... work on any one task of RTL Design/Module in Verification/PD/DFT/Circuit Design/Analog Layout/STA/Synthesis/Design Checks...

Company: UST
Posted Date: 08 Dec 2024

Associate II - VLSI

of VLSI Frontend Backend or Analog design under minimal supervison from the Lead Outcomes: * As an Individual contributor... work on any one task of RTL Design/Module in Verification/PD/DFT/Circuit Design/Analog Layout/STA/Synthesis/Design Checks...

Company: UST
Posted Date: 07 Dec 2024

Associate II - VLSI-STA

with multiple clocks and multiple voltage domains Worked on pre and post layout timing analysis and resolving the issues... Expertise on post layout timing closure for multiple tape outs, including timing ECOs and STA signoff Expertise...

Company: UST
Posted Date: 03 Oct 2024