Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: ASIC Digital Physical Design Engineer, Location: San Jose, CA

Page: 1

ASIC Digital Physical Design Engineer

Physical design. Deep knowledge about industry standards in Physical Design, Physical aware synthesis, Floor-planning, CTS.... Good understanding of physical design verification methodology to debug LVS/DRC issues at the chip and block level...

Company: Broadcom
Location: San Jose, CA
Posted Date: 15 Oct 2024

ASIC Digital Physical Design Engineer

Physical design. Deep knowledge about industry standards in Physical Design, Physical aware synthesis, Floor-planning, CTS.... Good understanding of physical design verification methodology to debug LVS/DRC issues at the chip and block level...

Company: Broadcom
Location: San Jose, CA
Posted Date: 26 Sep 2024

ASIC Design for Test Technical Leader

with minimal mentorship. Who You Are You are an ASIC Design for Test Hardware Engineer with 10+ years of related work... Lead in San Jose, CA with a primary focus on Design-for-Test. You will work with Front-end RTL teams, backend physical...

Company: Cisco Systems
Location: San Jose, CA
Posted Date: 29 Aug 2024

ASIC Engineer II (Intern) United States

development (Standard Cell and I/O), physical design & DFT, Signal Integrity, and complexed packaging technology. Our silicon... to complete in-house physical design. Who You Are Ability to manage multiple tasks and work toward long-term goals...

Company: Cisco Systems
Location: San Jose, CA
Posted Date: 14 Sep 2024
Salary: $44000 - 130000 per year

Senior RTL Design Engineer

of experience as a Digital Design Engineer and experience in RTL coding, synthesis, and/or SoC integration Familiarity with digital...) or staff augmentation. Services offered by Prodapt ASIC BU: SoC/ASIC RTL Design, UVM based verification, Emulation, FPGA based...

Company: Prodapt
Location: San Jose, CA
Posted Date: 26 Sep 2024

Senior RTL Design Engineer

of experience as a Digital Design Engineer and experience in RTL coding, synthesis, and/or SoC integration Familiarity with digital...) or staff augmentation. Services offered by Prodapt ASIC BU: SoC/ASIC RTL Design, UVM based verification, Emulation, FPGA based...

Company: Prodapt
Location: San Jose, CA
Posted Date: 25 Sep 2024

Communications Systems/DSP Design Engineer

for fiber optic physical transceiver products. Join a team of highly competent system and ASIC designers involved in... architecture design, verification, and implementation of advanced signal processing algorithms for the physical layer of high speed...

Company: Broadcom
Location: San Jose, CA
Posted Date: 12 Oct 2024

AI Design Verification Engineer

processor architecture, digital design, and verification in general. You are a team player who has excellent communication...’s graphics processor IP, resulting in no bugs in the final design. THE PERSON: You have a passion for modern, complex...

Posted Date: 23 Aug 2024

Technologist - Analog/Mixed-Signal CAD Development Engineer

for the further development of concepts and methods for the EDA design environments with focus on analog / mixed signal ASIC... of design environments for incremental releases. Development of Calibre Physical Verification decks for cmos PLANAR and FINFET...

Company: Western Digital
Location: San Jose, CA
Posted Date: 16 Oct 2024

Technologist - Analog/Mixed-Signal CAD Development Engineer

for the further development of concepts and methods for the EDA design environments with focus on analog / mixed signal ASIC... of design environments for incremental releases. Development of Calibre Physical Verification decks for cmos PLANAR and FINFET...

Company: Western Digital
Location: San Jose, CA
Posted Date: 16 Oct 2024

Signal Integrity Engineer, (Nextest, San Jose, CA)

as well as the development of physical test fixtures to verify design. They will also be expected to help with design review..., energetic, technically driven engineer to focus on the development of hardware for memory test systems. Development occurs in...

Company: Teradyne
Location: San Jose, CA
Posted Date: 17 Oct 2024

R&D Engineer

and chip design Working knowledge of IP and chip design flow for analog and digital Experience with parametric and yield... Job Description Provide design support for IP & ASIC to create robust designs in line with advanced semiconductor and packaging process flows...

Company: Broadcom
Location: San Jose, CA
Posted Date: 12 Sep 2024
Salary: $91200 - 178000 per year

Senior Engineer, Field Applications

Analog Devices, Inc. (NASDAQ: ADI) is a global semiconductor leader that bridges the physical and digital worlds... to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, and software technologies into solutions...

Company: Analog Devices
Location: San Jose, CA
Posted Date: 10 Sep 2024
Salary: $156624 - 183195 per year

Senior FPGA Validation

design verification, debug and system integration. You will work closely with the Architecture, Verification, ASIC Design... of every digital system. The company was founded in 2017, and currently has 100+ employees. At Axiado, developing great...

Company: Axiado
Location: San Jose, CA
Posted Date: 20 Sep 2024