Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: ASIC Design Engineer - Design & Timing Constraints | 8+ years, Location: Bangalore, Karnataka

Page: 1

ASIC Design Engineer - Design & Timing Constraints | 8+ years

exposure to all aspects of our systems, leveraging the latest technology. We're seeking a talented ASIC engineer with a proven... boundaries of what's possible! Your Impact You are a diligent Design/SDC Engineer with strong analytical skills and a deep...

Company: Cisco Systems
Posted Date: 23 Feb 2025

ASIC Design and Verification Engineer | 8+ years exp

Build timing constraints for synthesis and STA Work closely with the physical design team to resolve design timing... with 4+ years of ASIC design or verification experience Experience in delivering complex blocks from microarchitecture...

Company: Cisco Systems
Posted Date: 08 Feb 2025

ASIC Design Engineer Technical Leader | 10+ years exp

constraints for synthesis and STA Work closely with the physical design team to resolve design timing and place-and-route issues... gain exposure to all aspects of our systems, using the latest technology. We're seeking a dedicated ASIC engineer...

Company: Cisco Systems
Posted Date: 29 Jan 2025

ASIC Design and STA Engineer

-8 years of experience in physical design and STA Proven experience in RTL2GDS and STA design and convergence... and see how you can make a lasting impact on the world! NVIDIA is looking for a best-in-class ASIC STA Engineer to join our outstanding...

Company: Nvidia
Posted Date: 20 Feb 2025

ASIC Verification Lead

) Experience: 8+ years Education: Bachelor's Degree (BE / BTech) or Master's Degree (ME / MTech) Job Description ASIC... architecture and microarchitecture of the ASIC by studying specifications and interacting with the architecture and logical design...

Company: Atos
Posted Date: 10 Jan 2025

MTS Silicon Design Engineer ( SOC PD Front End Integration (FEINT) Lead )

Synthesis, Logic Equivalence, low power check, Timing Closure and full-chip SDC (constraints) generation. AMD design is big... issues and makes decisions to make project execution smoothly. THE PERSON: 8+ years working experience on ASIC...

Posted Date: 16 Jan 2025