Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: Technical Lead - RTL design, Location: Bangalore, Karnataka

Page: 2

Full chip SoC timing lead

or Hierarchical top level for at least few tape outs. Must have led physical design team/s in the capacity of technical lead... and problem-solving skills. Should have hands on Physical Design experience and must have handled RTL to GDS II at Top level...

Posted Date: 28 Dec 2024

VLSI Lead

Role Purpose The purpose of this role is to lead the VLSI development and design of the system by defining the... various functionalities, architecture, layout and implementation for a client Do Lead end to end VLSI components...

Company: Wipro
Posted Date: 21 Dec 2024

VLSI Lead

Role Purpose The purpose of this role is to lead the VLSI development and design of the system by defining the... various functionalities, architecture, layout and implementation for a client Do Lead end to end VLSI components...

Company: Wipro
Posted Date: 18 Dec 2024

VLSI Lead

Role Purpose The purpose of this role is to lead the VLSI development and design of the system by defining the... various functionalities, architecture, layout and implementation for a client Do Lead end to end VLSI components...

Company: Wipro
Posted Date: 18 Dec 2024

Full Chip Project Lead

are not only inspired by technology and innovation, but also perpetually driven to design, develop, and test as a trusted partner... and courageous challenge-crushers we seek, have the following characteristics and skills: Â Roles & Responsibilities: Lead the...

Company: Quest Global
Posted Date: 16 Dec 2024

SOC Implementation Lead with 13+ years experience(SMTS )

, and area (PPA) targets. THE PERSON: As the SoC Subsystem Physical Design Lead, you will lead the physical design... design methodologies and tools, as well as the ability to lead and mentor a team of physical design engineers. KEY...

Posted Date: 20 Nov 2024

PCIe Architect Lead - NoC Systems

. Key Responsibilities: Architecture Development: Lead the design and development of the next-generation PCIe Switch... Understanding of interconnect protocols like CHI/AHB/AXI/ACE/ACE-Lite/NoC concepts Good knowledge of Digital Design and RTL...

Company: Qualcomm
Posted Date: 31 Oct 2024

Lead II - Software Engineering - React GraphQl

Job Description: Role Proficiency: Act creatively to develop applications by selecting appropriate technical... options optimizing application development maintenance and performance by employing design patterns and reusing proven...

Company: UST
Posted Date: 23 Jan 2025

STA/Timing Engineer (Lead/Staff)

Experience in design automation using TCL/Perl/Python. Familiar with digital flow design implementation RTL to GDS : ICC... Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical...

Company: Qualcomm
Posted Date: 18 Dec 2024

Associate III - VLSI PD

of RTL Design/Module and provide support to junior engineers in Verification/PD/DFT/Circuit Design/Analog Layout/STA... to save design cycle time as a necessary approach Participation in technical discussion training forum Skill Examples...

Company: UST
Posted Date: 09 Jan 2025

Associate II - VLSI AL CAD

of VLSI Frontend Backend or Analog design under minimal supervison from the Lead Outcomes: * As an Individual contributor... work on any one task of RTL Design/Module in Verification/PD/DFT/Circuit Design/Analog Layout/STA/Synthesis/Design Checks...

Company: UST
Posted Date: 09 Jan 2025

Associate III - VLSI PD CAD

of RTL Design/Module and provide support to junior engineers in Verification/PD/DFT/Circuit Design/Analog Layout/STA... to save design cycle time as a necessary approach Participation in technical discussion training forum Skill Examples...

Company: UST
Posted Date: 09 Jan 2025

Associate III - VLSI STA CAD

of RTL Design/Module and provide support to junior engineers in Verification/PD/DFT/Circuit Design/Analog Layout/STA... to save design cycle time as a necessary approach Participation in technical discussion training forum Skill Examples...

Company: UST
Posted Date: 09 Jan 2025

Sr ASIC DFT Engineer

With You will be in the Silicon One development organization as an ASIC Implementation Technical Lead in San Jose, CA with a primary focus... on Design-for-Test. You will work with Front-end RTL teams, backend physical design teams to understand chip architecture...

Company: Cisco Systems
Posted Date: 07 Jan 2025

Staff GPU Verification Engineer

methodology Have the opportunity to lead, coach and mentor other members of the team Participate in design and verification... and closure Participate in all stages of design specification definition providing feedback from the verification perspective...

Posted Date: 21 Dec 2024

VLSI Engineer

a repository of all design changes, recommendations etc Maintain time-sheets for the clients Providing written knowledge transfer... Internal Tech Lead/ Architect/ Product Owner Regular reporting & updates, testing and debugging etc. External Client...

Company: Wipro
Posted Date: 19 Dec 2024

VLSI Engineer

processes - Competent Technical Knowledge - Knowledge of System Verilog (UVM/OVM), RTL verification, languages (HDL/ HVL...Analog Circuit Design Circuit Design implementation of SERDES blocks like Transmitter, FFE, Receiver, CTLE, DFE...

Company: Wipro
Posted Date: 18 Dec 2024

VLSI Engineer

a repository of all design changes, recommendations etc Maintain time-sheets for the clients Providing written knowledge transfer... Internal Tech Lead/ Architect/ Product Owner Regular reporting & updates, testing and debugging etc. External Client...

Company: Wipro
Posted Date: 18 Dec 2024

Senior ASIC Engineer, Switch SoC

is a plus. Background in RTL Build and Design Automation is a plus. Ways to stand out from the crowd: Chip lead type of technical... in multiple ASIC projects including ASIC architecture, Micro-Architecture, RTL design, verification, timing closure & Physical...

Company: Nvidia
Posted Date: 18 Dec 2024

Associate III - VLSI EMIR

of RTL Design/Module and provide support to junior engineers in Verification/PD/DFT/Circuit Design/Analog Layout/STA... to save design cycle time as a necessary approach Participation in technical discussion training forum Skill Examples...

Company: UST
Posted Date: 08 Dec 2024