Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: Senior Mixed Signal Design Engineer, Location: Santa Clara, CA

Page: 2

Senior Principal Validation Engineer - SERDES

Principal SERDES signal integrity engineer to lead the validation for SERDES IP in the Data Center Hardware Engineering Group...-speed electrical signaling principles, differential signaling and mixed-signal designs. Experience in Python programming...

Company: Marvell
Location: Santa Clara, CA
Posted Date: 22 Feb 2025
Salary: $164650 - 246700 per year

Senior Circuit Characterization Engineer

’s fastest products. Build methodologies to characterize Analog, digital and Mixed Signal circuits, silicon features, correlate...: As a Silicon Circuit Characterization engineer for NVIDIA's family of chips and products, you will participate in silicon bringup...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 19 Mar 2025

Senior High-Performance ASIC Timing Engineer

mixed-signal designs, and SPICE simulation. Deep understanding of complex designs and the ability to plan and craft timing...+ years’ experience in ASIC Design and Timing Hands-on experience in STA tools, ECO implementation, and timing closure...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 26 Mar 2025

Analog Modeling/Verification Senior Staff Engineer

of using Cadence tools to verify mixed signal designs. - Basic scripting language skills, such Python. - Good communication... experience. Solid experience in the followings: - Good understanding of CMOS analog design circuit. - Verilog/SystemVerilog...

Company: Marvell
Location: Santa Clara, CA
Posted Date: 02 Feb 2025
Salary: $109650 - 164300 per year

Display Module Engineer

in relevant field with 10 years of industry experience Experience in EE fundamentals (such as analog/mixed-signal/digital design..., power electronics, etc) Experience in system level EE design or analog/mixed-signal circuit design experience Preferred...

Company: Apple
Location: Santa Clara, CA
Posted Date: 30 Jan 2025

IP Enablement Engineer

lifecycle: High Speed Serdes IP - PCIe, Ethernet, D2D IP-UCIe, AIB Memory I/F - DDR, LPDDR, HBM- Mixed Signal IP's - ADC, DAC... portfolio, a world-class design ecosystem, and an operationally resilient global manufacturing supply chain. Intel Foundry...

Company: Intel
Location: Santa Clara, CA
Posted Date: 11 Apr 2025