Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: STA Methodology Engineer, Location: Bangalore, Karnataka

Page: 2

Senior Asic Design Engineer

synthesis, place-and-route, STA, power analysis Advanced digital verification methodology (e.g. UVM) Our commitment...Job Description: Description for Internal Candidates Senior Digital IC Design Engineer - Digital Compute Team...

Company: onsemi
Posted Date: 13 Dec 2024

Physical Design Engineer

Implementation Engineer to take a key role in our semiconductor design team. As a PD Implementation Engineer, you will development... optimizations to improve QoR. Signoff closure support for STA, PV, LEC, IR/EM, CLP very efficiently. Work closely with RTL design...

Posted Date: 06 Dec 2024

MTS Silicon Design Engineer ( SOC PD Front End Integration (FEINT) Lead )

. Understand timing margins (LVF/SSTA/Variations etc.) on the latest tech nodes and work with timing methodology teams for future... methodology. PREFERRED EXPERIENCE: Synthesize experience by DC/DC-NXT/Fusion-Compiler EQV debug experience by FM/LEC Low...

Posted Date: 16 Jan 2025

Staff Engineer-Physical Design

opportunity to work on both the physical design and methodology for future designs of our next-generation, high-performance.... What You Can Expect You will work with a global team on both the physical design of complex chips as well as the methodology...

Company: Marvell
Posted Date: 08 Jan 2025

Physical Design Engineer

opportunity to work on both the physical design and methodology for future designs of our next-generation, high-performance.... What You Can Expect You will work with a global team on both the physical design of complex chips as well as the methodology...

Company: Marvell
Posted Date: 08 Jan 2025

Lead Design Engineer

. Knowledge of the IP/SoC level timing closure flow and methodology. Strong command of synthesis, STA, design for test..., which includes RTL development, RTL integration, maintain the timing constraint, Synthesis, Static timing analysis (STA), timing...

Posted Date: 22 Dec 2024

Sr. Principal Engineer - DFT

technology development, EDA/methodology development and IP/Chip design development. India DFT team is a key part of Global DFT..., methodology and design. You will be working with this team to directly enable customer DFT requirements in CCS BU. What You Can...

Company: Marvell
Posted Date: 17 Dec 2024

Senior Staff DFT Engineer

technology development, EDA/methodology development and IP/Chip design development. India DFT team is a key part of Global DFT..., methodology and design. You will be working with this team to directly enable customer DFT requirements in CCS BU. What You Can...

Company: Marvell
Posted Date: 20 Nov 2024

ASIC Engineering Technical Leader

methodologies and “best known methods” to streamline and automate physical design work. STA setup, convergence methodology, reviews.... Should have an experience in enabling the Tweaker/Primetime based ECO flows. Work on Automation scripts within STA tools for Methodology...

Company: Cisco Systems
Posted Date: 09 Nov 2024