Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: RTL, Location: California

Page: 4

Principal Graphics Architecture Security Engineer

teams (Product and System Architects, RTL, PD, SW, Bring-up) to deliver best in class security solutions A drive... and firmware access protections at chip, system, and product levels. Knowledge of RTL design and/or verification Proven track...

Location: Folsom, CA
Posted Date: 17 Jan 2025

SoC ASIC Verification Engineer – New College Grad 2025

CPU. Work with architects, RTL designers, FPGA, emulation engineers to ensure that verification requirements...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 17 Jan 2025
Salary: $96000 - 184000 per year

Vice President, R&D Aprisa

). Responsibilities: Develop and implement a competitive digital RTL-to-GDSII solution for the DDCP business and portfolio of products..., including RTL synthesis, place and route, and static timing analysis. Develop and implement capabilities for multi-die design...

Company: Siemens
Location: Fremont, CA
Posted Date: 17 Jan 2025

ASIC Design Engineer, Technical Leader

and participate in micro-architecture specification reviews. Implement Verilog RTL to meet timing and performance requirements. Help... and waveform debug experience. Experience resolving setup and hold timing violations with RTL modification. Experience developing...

Company: Cisco Systems
Location: San Jose, CA
Posted Date: 16 Jan 2025

ASIC Design Engineer, Senior Technical Leader

and participate in micro-architecture specification reviews. Implement Verilog RTL to meet timing and performance requirements. Help... with RTL modification. Experience developing micro-architecture solutions and RTL implementation. Preferred Qualifications...

Company: Cisco Systems
Location: San Jose, CA
Posted Date: 16 Jan 2025

Sr. Physical Design Engineer

as the full-chip level from RTL to GDSII. You will collaborate with the Foundry Process Engineer, SoC Architect.... In-Depth Knowledge of design flow from RTL to GDSII. Good knowledge of EM-IR sign-off requirements. Experience in using EDA...

Company: Belcan
Location: Palo Alto, CA
Posted Date: 16 Jan 2025
Salary: $66.34 per hour

Senior System Engineer

. Familiarity with SoC design flow to include RTL, DFT, PD, Verification Hands-on development of low-level embedded system...

Company: Leidos
Location: Chula Vista, CA
Posted Date: 16 Jan 2025
Salary: $126100 - 227950 per year

Senior System Engineer

. Familiarity with SoC design flow to include RTL, DFT, PD, Verification Hands-on development of low-level embedded system...

Company: Leidos
Location: El Cajon, CA
Posted Date: 16 Jan 2025
Salary: $126100 - 227950 per year

Graphics FE Integration Engineer

. As a member of GPU FE Design integration team, you will create GPU RTL by integrating various IPs following architectural..., you will be responsible for: - RTL integration, partitioning, design analysis, qualification, packaging and delivery. - Run logic equivalence...

Company: Apple
Location: Santa Clara, CA
Posted Date: 16 Jan 2025

Computer Systems Engineer

. Familiarity with SoC design flow to include RTL, DFT, PD, Verification Hands-on development of low-level embedded system...

Company: Leidos
Location: San Diego, CA
Posted Date: 16 Jan 2025
Salary: $126100 - 227950 per year

Senior System Engineer

. Familiarity with SoC design flow to include RTL, DFT, PD, Verification Hands-on development of low-level embedded system...

Company: Leidos
Location: La Jolla, CA
Posted Date: 16 Jan 2025
Salary: $126100 - 227950 per year

Senior System Architect, Hardware Architecture

++, Java, etc.) or hardware development (System C, RTL design, FPGA design). Strong communication skills, ability to clearly...

Company: Amazon
Location: Sunnyvale, CA
Posted Date: 16 Jan 2025
Salary: $143300 per year

Senior System Engineer

. Familiarity with SoC design flow to include RTL, DFT, PD, Verification Hands-on development of low-level embedded system...

Company: Leidos
Posted Date: 16 Jan 2025
Salary: $126100 - 227950 per year

Senior System Engineer

. Familiarity with SoC design flow to include RTL, DFT, PD, Verification Hands-on development of low-level embedded system...

Company: Leidos
Location: San Diego, CA
Posted Date: 16 Jan 2025
Salary: $126100 - 227950 per year

Senior System Engineer

. Familiarity with SoC design flow to include RTL, DFT, PD, Verification Hands-on development of low-level embedded system...

Company: Leidos
Posted Date: 16 Jan 2025
Salary: $126100 - 227950 per year

Senior System Engineer

. Familiarity with SoC design flow to include RTL, DFT, PD, Verification Hands-on development of low-level embedded system...

Company: Leidos
Location: National City, CA
Posted Date: 16 Jan 2025
Salary: $126100 - 227950 per year

Sr Formal Verification Engineer

you will be involved in creating innovative solutions to verify complex designs in the form of micro-architecture and RTL..., with at least 2 years utilizing formal verification methods Solid understanding of RTL design and computer architecture Proficiency...

Company: Encore Semi
Location: Irvine, CA
Posted Date: 16 Jan 2025
Salary: $145000 - 175000 per year

Sr Formal Verification Engineer

you will be involved in creating innovative solutions to verify complex designs in the form of micro-architecture and RTL..., with at least 2 years utilizing formal verification methods Solid understanding of RTL design and computer architecture Proficiency...

Company: Encore Semi
Location: Irvine, CA
Posted Date: 16 Jan 2025
Salary: $145000 - 175000 per year

Digital Design Engineer, Senior Staff

manager to define block micro-architecture and write design specification. Implement a specification using RTL coding... with focus on front-end complex RTL design Programming skills in Verilog Must be familiar with all stages of the ASIC design...

Company: Marvell
Location: Santa Clara, CA
Posted Date: 16 Jan 2025
Salary: $124160 - 186000 per year

Internship FPGA Design Verification Engineer

, etc.) with/without templates. Familiar with VHDL syntax and use for RTL design. Preferred Experience: Experience with Siemens UVMF...

Company: ASML
Location: San Diego, CA
Posted Date: 16 Jan 2025
Salary: $18 - 56 per hour