level for a given SOC at Hard macro and chip top level. - Generate and validate ATPG patterns using simulations...
PD methodology and library validation Role: The individual would work in Design Enablement team for Physical Design flow and library validation. This includes RTL to GDS2 integration validation of test blocks implemented with different ...