Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: Design , Location: San Jose, CA

Page: 73

Digital Design Sr. Principal Application Engineer

, and Signoff to meet/exceed their PPA targets, achieve faster design closure, and turn their design concepts into reality. The.../benchmarks to success Provide technical support to Cadence customers in the areas of Backend Digital Design Implementation...

Posted Date: 02 Mar 2025

Principal FPGA Design Engineer

prototyping platforms, design and verification teams can rapidly bring up a prototype and provide a pre-silicon platform for early... domain. This role is to design, verification, timing closure and hardware validation of the FPGA IPs. Developing field...

Posted Date: 28 Feb 2025
Salary: $131600 - 244400 per year

Internship - Design Engineering

This is an exciting new opportunity for a Design Engineering Intern at Cadence: The Cadence Tensilica CPU Processor... and is expanding into intelligent system design and development. The Cadence Tensilica CPU Processor Team is seeking interns...

Posted Date: 27 Feb 2025

Photonics Design Engineering Intern

& Quantum Technologies event. The focus will be on preparing and testing the hands-on design data. As part of the work, the...-existing knowledge of the Cadence Tools used for Photonics design flow is desirable but not required if the Intern has an open...

Posted Date: 14 Feb 2025

Backend Digital Design Sr Principal Application Engineer

. We are excited to welcome highly talented hardware design leaders/managers and application engineer leaders/managers... and innovating for the most advanced companies in the world. Through Cadence's Electronic Design Automation (EDA) products...

Posted Date: 12 Feb 2025

Principal Analog IC Designer

Principal Analog IC Designer is responsible for the design and development of analog/mixed signal IC circuit blocks from initial... should include a minimum of 7 years of experience in CMOS SerDes or high-speed I/O IC design and development Working knowledge...

Posted Date: 08 Feb 2025

Analog/Mixed Signal IC Design Intern (Summer 2025)

Jose or Austin. This is an amazing opportunity to work at a world leader in computational software, semiconductor design IP... will work with the analog design team to optimize the PPA to enable next generation of IP’s. The Intern will get an opportunity...

Posted Date: 07 Feb 2025

Analog/Mixed Signal IC Design Intern (Summer 2025)

Jose or Austin. This is an amazing opportunity to work at a world leader in computational software, semiconductor design IP... will work with the analog design team to optimize the PPA to enable next generation of IP’s. The Intern will get an opportunity...

Posted Date: 07 Feb 2025

Design Engineering Intern (Summer 2025)

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Design... 8 Billion processor cores annually and expanding into intelligent system design and development. Cadence Tensilica CPU...

Posted Date: 07 Feb 2025

Design Engineering Architect

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Design... of full vaccination, unless legally entitled to an accommodation. Design Engineering Architect This is an opportunity...

Posted Date: 02 Feb 2025

Principal FPGA Design Engineer

is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies... its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts...

Posted Date: 10 Jan 2025
Salary: $131600 - 244400 per year

Principal FPGA Design Engineer

is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies... its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts...

Posted Date: 10 Jan 2025
Salary: $131600 - 244400 per year

Principal Application Engineer - Physical Design

for the most advanced companies in the world. Through Cadence's Electronic Design Automation (EDA) products, we've worked...’s market-leading technologies in Synthesis, P&R, and Signoff to meet/exceed their PPA targets, achieve faster design closure...

Posted Date: 04 Jan 2025
Salary: $120400 - 223600 per year

Design Engineering Director

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. TBD The annual salary range for California is $178,500 to $331,500. You may also be eligible to receive incentive compensation...

Posted Date: 06 Mar 2025

Photonics Design Engineering Intern

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. While based in San Jose (CA), the intern will work with our RD teams in Scotland and Austin to help advanced the state of layout...

Posted Date: 01 Mar 2025

Sr. Design Engineering Architect

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Digital signal processing expert Create ultra high-speed micro-architectures for serial data transmission and reception at 200Gb...

Posted Date: 30 Jan 2025

Staff Designer, Experience Cloud

artists to global brands—everything they need to design and deliver exceptional digital experiences! We’re passionate..., and we know the next big idea could be yours! The opportunity Are you a thoughtful design leader who loves crafting simple...

Company: Adobe
Location: San Jose, CA
Posted Date: 06 Mar 2025

Design Verification Engineer

, is looking for qualified individuals to work in SoC and IP development programs. The candidate will be joining a high performance design team... verification methodologies including System Verilog. Strong experience in ASIC design verification flows and DV methodologies...

Company: Broadcom
Location: San Jose, CA
Posted Date: 06 Mar 2025
Salary: $119000 - 190000 per year

ASIC Design Engineer

the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design the... feedback to the verification team to achieve coverage closure. Collaborate with the verification and physical design teams...

Company: Cisco Systems
Location: San Jose, CA
Posted Date: 05 Mar 2025
Salary: $133300 - 186800 per year

Design Verification & CAD Engineer

Title: Design Verification & CAD Engineer Location: San Jose, C Education: Bachelors or Master;s Degree...

Company: Talent Junction
Location: San Jose, CA
Posted Date: 05 Mar 2025