Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: ASIC Engineer, Implementation, Location: Bangalore, Karnataka

Page: 2

Senior Verification Engineer, Memory Subsystem

NVIDIA is seeking is seeking passionate, highly motivated, and creative Verification Engineer to verify the design... and implementation of the next generation of memory subsystem units for the world’s leading GPUs and SOCs. This position offers the...

Company: Nvidia
Posted Date: 09 Jan 2025

MTS Silicon Design Engineer ( DFT lead )

_ MTS SILICON DESIGN ENGINEER THE ROLE: AECG SSD ASIC is a centralized ASIC design group within AMD’s Adaptive.... It is primarily responsible for architecture, design, and implementation of critical Design-for-Test (DFT) and Design...

Posted Date: 05 Jan 2025

STA/Timing Engineer (Lead/Staff)

Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical... Experience in design automation using TCL/Perl/Python. Familiar with digital flow design implementation RTL to GDS : ICC...

Company: Qualcomm
Posted Date: 19 Dec 2024

Senior Staff Digital Design Engineer - Power

in Electronics Engineering 10+ (BE) / 8+ (M.Tech) years of experience in Digital ASIC implementation at subsystem level or chip...Responsibilities: MaxLinear is seeking a Senior Staff Digital Design Engineer to join our Analog Mixed Signal (AMS...

Company: MaxLinear
Posted Date: 18 Dec 2024

Methodology Development Senior Engineer

. Job Description: As a digital ASIC R&D Engineer, you will play a vital role in addressing challenges with Performance, Power, and Area (PPA) scaling... Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical...

Company: Qualcomm
Posted Date: 14 Dec 2024

Methodology Development Lead Engineer

+ year of Hardware Engineering or related work experience. Job Description: As a digital ASIC R&D Engineer, you will play... Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical...

Company: Qualcomm
Posted Date: 14 Dec 2024

Methodology Development Senior Engineer

. Job Description: As a digital ASIC R&D Engineer, you will play a vital role in addressing challenges with Performance, Power, and Area (PPA) scaling... Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical...

Company: Qualcomm
Posted Date: 13 Dec 2024

Staff Software Engineer - DSP Firmware

Responsibilities: MaxLinear is seeking a Staff Software Engineer - DSP Firmware to join our growing team... to exercise various features Interface with ASIC, algorithm, and systems engineers Performance tuning and optimization...

Company: MaxLinear
Posted Date: 11 Dec 2024

CPU Power Characterization and Analysis Engineer

field. 3+ years of ASIC design, or related work experience. Experience with low power implementation techniques in RTL... Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical...

Company: Qualcomm
Posted Date: 07 Dec 2024

Physical Design Engineer

Implementation Engineer to take a key role in our semiconductor design team. As a PD Implementation Engineer, you will development... and implementation of cutting-edge physical design methodologies and flows for complex ASIC designs, and did block level implementation...

Posted Date: 06 Dec 2024

Deisgn Verification Engineer

Design verification certification course. Strong understanding of design concepts and ASIC flow. Strong understanding.... Good understanding of the version control flows like Git, Perforce or SVN. As a verification engineer candidate...

Posted Date: 06 Dec 2024

Lead Design Engineer

Integration and release Engineer for SSG IP Release engineering team. Position is based in Bangalore. The role would include IP... is clean for LINT and CDC design guidelines. Proficient in ASIC development flows like Lint/CDC/Synthesis (preferably...

Posted Date: 05 Dec 2024

DFT Engineer - Hardware

's most complex semiconductor chips. We are looking for a DFT Engineer. What you'll be doing: As a member in our team..., you will be responsible for the design and implementation of state-of-the-art designs in test access mechanisms, IO BIST, memory BIST and scan...

Company: Nvidia
Posted Date: 04 Dec 2024

Physical Design Engineer - Staff

Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical... on Chips (SoCs), place and route, and IP integration. Experience in low power design implementation, including Unified Power...

Company: Qualcomm
Posted Date: 30 Nov 2024

Senior STA Methodology Engineer

Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical... environment Experience in design automation using TCL/Perl/Python. Familiar with digital flow design implementation RTL to GDS...

Company: Qualcomm
Posted Date: 22 Nov 2024

Quantum Leap - Hardware Engineer -( Multiple Positions )

. As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits... years experience 2+ years Hardware Engineering experience or related work experience. 2+ years of work experience in ASIC...

Company: Qualcomm
Posted Date: 16 Nov 2024

Senior Staff Digital IC Design Engineer

Responsibilities: MaxLinear is seeking a Senior Staff ASIC Design Engineer to join our Digital ASIC Design group... 10+ (BE) / 8+ (M.Tech) years of experience in Digital ASIC implementation at subsystem level or chip level including RTL...

Company: MaxLinear
Posted Date: 14 Nov 2024

Product Engineer II

with possible testcase creation to facilitate tool improvements and developments. Have strong background in ASIC implementation (synthesis.... Job Title: Product Engineer II Grade: T2 Experience: 2-3 Years Location: Bangalore/India Cadence is a pivotal leader...

Posted Date: 14 Nov 2024

DFT Engineer :: Design for testability, JTAG, Scan and BIST,ATPG :: 7+ Years

) is a MUST Who you are: You are an ASIC engineer with 8+ years of related work experience with a broad mix of technologies... entire RTL 2 GDS Implementation flow including hierarchical floor planning, place & route, timing closure, power integrity...

Company: Cisco Systems
Posted Date: 13 Nov 2024

STAFF HARDWARE DESIGN ENGINEER

from market definition through production and release; As a Staff Engineer in the Industrial & Medical Sensors team... and assessing new technologies for potential implementation in sensor designs. Project Support: Participate in design reviews...

Posted Date: 07 Nov 2024